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I. INTRODUCTION
T HE use of direct sequence spread spectrum code division multiple access (DS/SS CDMA) is increasingly becoming popular for commercial applications [1] . This is due to recognition that, in addition to its well-known merits in the field of secure communications, DS/SS CDMA is also attractive in a network of distributed terminals for its efficient use of the available bandwidth. Recently, DS/SS CDMA systems have been proposed for medium to high capacity terrestrial and satellite mobile and fixed services [2] - [4] .
On the other hand, the complexity of an SS user terminal is constrained to be comparable to that of the more traditional FDMA or TDMA corresponding equipment. Among the fundamental issues in the decrease of the inherent cost/complexity of an SS modem is undoubtedly its all-digital implementation.
One of the first steps towards the all-digital realization of an SS modem lies in a convenient band-limitation of the transmitted signal, which is also strongly recommended whenever system resources (time, bandwidth or code) are to be exploited at their best. On the other hand, the spread spectrum signal is anyway to be band-limited not to interfere with adjacent channels or to match the satellite transponder bandwidth.
Band limitation can be achieved in the digital modem by employing an appropriate chip pulse shaping (and corresponding receive filtering), as for instance the transmit/receive equally split Nyquist raised-cosine filtering commonly employed in terrestrial QAM systems and in TDMA satellite systems (with no detection impairment in an AWGN environment).
In this paper, we focus onto the key design topic of alldigital code tracking for the DS/SS bandlimited signals mentioned above. After this Introduction, in Section II, we briefly review some basic concepts about band-limited spread spectrum (BL-SS) (only a seeming paradox!), while in Section III we present the scheme of the proposed non-coherent all-digital tracking loop and we derive its open-loop characteristic (Scurve). In Section IV and Section V, we outline the evaluation of the DDLL root mean square (rms) timing jitter and mean time to lose lock (MTLL), respectively, and eventually in Section VI we draw some conclusions after the results presented in the paper.
II. BAND-LIMITED SPREAD-SPECTRUM CHARACTERIZATION
In the following we will take into consideration a DS/SS BPSK signal. Extension to DS/SS QPSK as outlined in [4] , [5] is immediate.
The modulator scheme sketched in Fig. 1 is a straightforward extension of the classical DS/SS BPSK modulator [6] . The only substantial difference concerns the particular chip shaping obtained via a square root raised-cosine filtering of the transmitted signal s(t). Notice that the spreading sequence is X-OR added to the input data stream before entering the shaping filter. 
, is constrained to the interval ±(1 + a)/2Tc where a is the roll-off factor of the raised-cosine pulse.
III. DDL S -CURVE DERIVATION
The scheme of the all-digital BL-SS demodulator is depicted in Fig. 2 . As is seen, the incoming signal yet) is first downconverted to baseband and then its quadrature components are digitized with a non-synchronous ND converter. The resulting complex samples are first passed through the chip matched filter, then decimation/interpolation controlled by the chip timing loop takes place, so that at the output of the interpolator two parallel one-sample/chip signals are obtained. The first one is the so-called on-time stream used by the DS/SS data demodulator unit, while the other is the earlyllate stream used by the code tracking loop. The on-time signal is despread via multiplication with the locally generated replica code and successive numerical integration (accumulation) over a symbol period. After a second decimation down to symbol rate, the complex samples are eventually fed to the carrier phase/frequency error corrector and to the data-decision processor. To ease theoretical analysis we assume ideal digital filtering/interpolation, so that the digital front-end (ND, digital filter and interpolator) can be represented by the traditional analog matched filter followed by a sampler. Moreover, as baseband conversion of the received signal takes place with a nonphase-Iocked local oscillator (as is customary in most alldigital receiver schemes), we assume a non negligible carrier phase error () onto the baseband-converted signal.
To pursue the analysis of the DDLL, whose detailed scheme is sketched in Fig. 3 , let the baseband equivalent yet) of the signal at the SS demodulator input be
where wet) Notice that the actual processing rate of both the data demodulator and the code tracking subsystem is 1 sample/chip, so that the sampler operated at 2/T c may be possibly replaced by two independent T c /2-offset sampling devices operating at one sample per chip each.
The half-integer-instant samples are given by These samples are multiplied by the value (sign) of the kth chip of the replica code. Observe that the samples in the upper branch are delayed by one chip period, so that the operation of code multiplication followed by digital low-pass filtering corresponds to the familiar early-late code correlation process of an analog DLL.
We assume the branch filters h% to be first order low-pass with bandwidth Bb, characterized by the following transfer function:
The output of the lower and upper branch filters are, respectively, given by
so that the error signal at the input of the NCO takes the form (8) In writing (6) and (7), we supposed that code acquisition had already occurred, so that the half-integer-instant samples are multiplied by the "correct" value of the kth chip. This is tantamount to assuming that the "lock condition" It:kl ~ 1/2 is satisfied. Considering the integration inherently performed by the NCO, the loop equation reads (9) where ' Y is the NCO sensitivity.
Define now the average loop error characteristic "'(10) ~ (E{t:klt:k = 10 Y k}) (10) where the operator (.) indicates time-averaging. We have
Normalized Chip Timing Error [; In the commonly verified hypothesis that the filters Hb(Z) As it can be shown that the self-noise and the useful components are uncorrelated, it follows that (13) where O"J is the average self-noise power, and O"~ = Var{vte} = Var{vt S }, so that eventually the expression of the loop error characteristic is found to be 
In Fig. 5 we plot A as a function of the roll-off factor 0:. It is noticed, as expected after Fig. 4 , that the S -curve slope is practically independent of 0:. If we introduce now the so-called normalized S -curve of the loop dS(e) I = 1
and defining the loop noise Nk as 
The form of (20) recalls the traditional formula of code timing jitter for the analog DLL [7] , apart from the gain factor r < 1 which renders the DDLL for Nyquist-chip-shaped SS signals superior to the analog DLL for rectangular-chip-shaped SS as far as the jitter performance is concerned. We conclude that self-noise cannot be responsible for the "jitter saturation" that takes place in Fig. 10 at about 20 dB only. A more accurate analysis of the phenomenon revealed in fact that the residual excess jitter is due to the coarse time-quantization of the sampling instants adopted in our closed-loop simulation of the DDLL.
V. MEAN TIME TO LOSE LOCK
In this section we will describe how to evaluate the mean time to lose lock (MTLL) of the DDLL.
Our starting point is the consideration that if the loop bandwidth is narrow enough (19) can be approximated as [8] - [10] " u
NO"'flolize{) Fig. 9 . Comparison between simulated and theoretical loop error characteristics.
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Normalized Frequency fTc with self-evident notation. Assuming that for k = ° the loop starts its evolution from c = 0, we place two absorbing barriers at c = ±cL and we denote with Pk(c) the probability density function of those trajectories that at time tk are still within the operating domain Icl < CL. As (25) is a strict-sense
Markovian system, the function Pk(c) satisfies the following Chapman-Kolmogorov equation [11] :
where the kernel of the integral equation is 1 K ( c , x) = ---;====;;;=:::=:;==::::;:
The probability that ±c L is reached at time k is given by where
with P(c) ~ L~=l Pk(c) and considering that qo = J~~L 8(c) dc = 1. Summing both sides of (27) from ° to 00
we get
or equivalently
This integral equation can be approximately converted in the following set of simultaneous equations:
with /}.x = /}.c ~ cLI L. This set of 2L + 1 equations can be solved with respect to the 2L + 1 unknowns P( i/}.c) with standard recursive numerical techniques. Finally, the MTLL can be computed by numerical integration of (31), i.e.,
i=-l
The MTLL T is hence 
VI. CONCLUSIONS
From the analysis of the performance of the proposed chip timing loop in terms of rms jitter and mean time to lose lock, some conclusion can be drawn. In fact, our results about the Digital DLL favorably compare with the corresponding performance indices of the analog DLL for traditional broadband SS (i.e., rectangular-shaped-chip DS/SS signals). Also, the computational complexity of the all-digital tracking loop is shown to be sufficiently low to permit an easy implementation of the scheme with currently available electronic DSP components.
After the first tackle to the problem of all-digital code tracking carried out in this paper, further research effort is envisaged to assess the performance of more efficient (possibly coherent and decision-directed [13] ) all-digital tracking structures. in (40) arising from the" S x S" interaction contain the useful component which cancels out together with the squared Scurve "7 2 (c) and the self-noise terms which can be disregarded (see Fig. 11 ) as long the Eel No ratio is less than 30 dB.
Taking this into account, we break up the calculation into a
"N x N" and a "S x N" subsection.
To proceed with this calculation, observe that, being X, Y two jointly zero mean Gaussian T.V. we have [12] E{X2y2} = RxxRyy + 2Riy.
In our case, recalling the independence between the quadrature components of Vk and observing that
where Let us now analyze in detail the different terms composing (55), computed at c = 0:
• The first term:
is the BPSK data auto-correlation. It can be assumed that it is not altered by the low-pass filter h~.
• The second term(l-~ )r( 2%- Observing that in most practical cases BbTc « 1 so that 1 -a « 1, the second and third addenda between braces in (59) can be neglected, leading to (23) and (20) of Section IV.
